# Optimizing SYCL workloads on Aurora and Sunspot

Varsha Madananth

1

# Agenda

- Overview of Aurora
- Device hierarchy
  - Implicit vs Explicit Scaling
- Software Stack on GPU
  - SYCL programming model
  - Compilation Workflow
- Occupancy on GPU
  - Reduce stalls
  - Concurrent execution of work on GPU
- Submitting kernels to GPU
  - Regular command list vs Immediate Command list
- Specialization constants
- Floating point Accuracy

## Aurora System

Intel-HPE machine arriving at Argonne in 2023

#### Sustained Performance ≥ 1Exaflops DP



### Intel GPU Architecture for Aurora





- □ Vector Engines execute SIMD math & load/store
- Each Vector Engine services multiple HW threads, issuing one thread instruction per clock tick
- □ Multiple Vector Engines form a Core, sharing one memory load/store unit
- Multiple Cores form a Slice
- □ Four Slices form a Stack
- Two Stacks form a PVC



PVC Core/Subslice					
VE0	VE1	VE2	VE3		
VE4	VE5	VE6	VE7		
Dispatch/I\$		SLM/L1\$			
Data Port		RT			

EU = Vector Engine Sub-Slice = Core Slice = Slice Tile = Stack

Total Threads = #\_slices \* #\_cores\_per\_slice \* #\_ve\_per\_core \* #\_threads\_per\_ve (3,584 = 4 \* 14 \* 8 \* 8)

intel

4

### Devices and sub-devices



# Implicit vs Explicit Scaling

- Implicit Scaling provides a mechanism to automatically distribute work across multiple stacks.
  - No extensions required, works for non-multi-tile-aware applications.
  - Driver automatically distributes work and allocations across underlying resources
- Explicit Scaling: Application manually distributes work and allocations across underlying resources.
- Same trade-off as for other NUMA systems:
  - Implicit requires attention to memory placement, work scheduling, etc.
  - Explicit requires an "extra" level of decomposition

### Affinity Mask to expose devices

### • Affinity mask allows an application to expose devices or sub-devices

- ZE\_AFFINITY\_MASK = 0, 1,2,3,4,5: all parent devices and stacks are reported (same as default):
- ZE\_AFFINITY\_MASK = 0: only parent device 0 is reported as device handle 0, with all its stacks reported as sub-device handles:
- ZE\_AFFINITY\_MASK = 1: only parent device 1 is reported as device handle 0, with all its stacks reported as sub-device handles:
- ZE\_AFFINITY\_MASK = 0.0: only tile 0 in parent device 0 is reported as device handle 0:
- ZE\_AFFINITY\_MASK = 1.0, 1.1: only parent device 1 is reported as device handle 0; with its tiles 1 and 2 reported as its sub-devices 0 and 1, respectively:

### Target device using MPI ranks

- Target each MPI rank to a tile using env variable -
  - export ZE\_AFFINITY\_MASK=\$gpu\_id.\$tile\_id
  - $\circ$   $\;$  Explicit scaling 1 rank targets tile 0, and the other rank targets tile 1  $\;$
  - $\circ$   $\;$  Implicit scaling 1 rank targets 1 GPU with 2 stacks.
- On sunspot gpu\_tile\_compact.sh maps multiple ranks to each stack.
  - mpiexec -np \${NTOTRANKS} -ppn \${NRANKS} -d \${NDEPTH} --cpu-bind depth -envall gpu\_tile\_compact.sh ./myBinaryName

### • Partition by affinity domain -

- The root-device, corresponding to the whole GPU, can be partitioned to 2 sub-devices(each sub-device corresponding to a physical stack exposed as separate device)
- try {

vector<device> SubDevices = RootDevice.create\_sub\_devices<</pre>

- cl::sycl::info::partition\_property::partition\_by\_affinity\_domain>(
- cl::sycl::info::partition affinity domain::numa);

}

### Software Stack on PVC

Application Workloads					
Middleware & Frameworks					
🅆 TensorFlow 🗢 PyTorch ෩xnet					
oneAPI Industry Specification					
Direct Programming	Libraries				
SYCL OpenMP Offload	Math Threading DPC++ Library				
	Analytics/ DNN ML Comm				
	Video Processing				
Compilers					
SYCL/OpenMP runtime					
Level-Zero Interface					

## SYCL programming model



## Compilation workflow

### **JIT Compilation**



#### **AOT Compilation**



# General principles of offloading kernels to GPU

- Data parallel parts of your applications
- Make effective utilization of GPUs hardware
  - Offload large enough problem to minimize the data transfer overhead from CPU to GPU.
  - Reduce back and forth data transfer from CPU and GPU.
- Non divergent control flow
  - Minimize inactive threads in a subgroup.
- Data Access Pattern
  - Contiguous memory access
- Optimize for lower latency on chip memory usage.

## Occupancy

- It is a measure of how much of its capacity the GPU is utilizing.
- Several factors effect the occupancy of GPU
  - Workgroup size
  - Limitation on max wg size imposed by h/w or gpu driver
  - Amount of memory in SLM per WG.
  - Subgroup.
  - Register size
- Choosing the Work group size is important to fully utilize the GPU's thread which effects the occupancy Work group size = Threads x SIMD sub-group size <= 1024</li>
- The Intel<sup>®</sup> GPU Occupancy Calculator can be used to calculate the occupancy on an Intel GPU for a given kernel, and its work-group parameters.
- Vtune gpu-hotspots analysis can be used to runtime occupancy of the GPU.

# Improving performance by decreasing register pressure

- By default , PVC has 128 64-byte registers allocated per thread .
  - There are 8 threads per VE.
- Registers spills can be expensive. Improve register usage per thread by
  - Increasing the registers available per thread to 256.
  - Running in lower simd width
- Increasing the register size, the number of threads available per EU to 4.
  - Not enough threads to hide latency. .
- By default, the subgroup size generated by compiler is 32.

## Inspecting register spills

- Building with AOT shows warnings on spills at each kernel
- Inspected assembly by setting the following env variables -
  - IGC\_DumpToCurrentDir=1/IGC\_DumpToCustomDir=<pwd>, IGC\_ShaderDumpEnable=1
  - For more IGC env variables <u>https://github.com/intel/intel-graphics-</u> <u>compiler/blob/master/documentation/configuration\_flags.md</u>

```
//.kernel CeedKernelSyclRefQFunction_IJacobian_Newtonian_Prim
//.platform PVCXT
//.thread_config numGRF=128, numAcc=4, numSWSB=16
//.options_string ""
//.full_options "-emitLocation -forceAssignRhysicalReg "" -hasRNEandDenorm -noStitchExternFunc -linker 0 -lscEnableImmOffsFor 196638 -
preserver0 -TotalGRFNum 128 -abortOnSpill 4 -boundsChecking -presched-ctrl 6 -presched-rp 100 -nodpsendreorder -SBIDDepLoc -output -
binary -dumpcommonisa -shaderDumpFilter "" -dumpvisa -printHexFloatInAsm -noverifyCISA -enableHalfLSC -hasInt64Add -partialInt64 -
generateDebugInfo "
//.RA type GRAPH_COLORING_SPILL_FF_RA
//.spill size 54784
//.spill GRF est. ref count 1475
```

# Setting subgroup size

- Environment variable
  - export IGC\_ForceOCLSIMDWidth=16|32
- Setting subgroup size per kernel basis
  - Kernel Property [intel::reqd\_sub\_group\_size(16|32)]]

```
h.parallel_for(sycl::nd_range(sycl::range{32}, sycl::range{32}),
[=](sycl::nd_item<1> it) [[intel::reqd_sub_group_size(32)]] {
int groupId = it.get_group(0);
int globalId = it.get_global_linear_id();
auto sg = it.get_sub_group();
int sgSize = sg.get_local_range()[0];
int sgId = sg.get_group_id()[0];
int sgId = sg.get_local_id()[0];
out << "globalId = " << sycl::setw(2) << globalId <<
" groupId = " << sgGroupId
<< " sgGroupId = " << sgGroupId << " sgId = " << sgId
<< " sgSize = " << sycl::setw(2) << sgSize
<< sycl::endl;
});
});
```

# Setting GRF modes

- GRF Mode Specification at Command Line (applies at the application Level)
  - -ze-opt-large-register-file: Forces IGC to select large register file mode for ALL kernels
  - -ze-opt-intel-enable-auto-large-GRF-mode: Enables IGC to select small/large GRF mode on a perkernel basis based on heuristics
  - Default: IGC picks small GRF mode for ALL kernel

JIT - icpx -fsycl -fsycl-targets=spir64\_gen -Xsycl-target-backend "-device pvc -options -ze-opt-large-register-file" test.cpp AOT - icpx -fsycl -fsycl-targets=spir64\_gen -Xsycl-target-backend "-device pvc -options -ze-opt-large-register-file" test.

- Register Allocation Mode for SYCL Per-kernel specification
  - #include <sycl/ext/intel/experimental/kernel\_properties.hpp>
  - set\_kernel\_properties(kernel\_properties::use\_large\_grf);

```
cgh.parallel_for<class FillBuffer>( NumOfWorkItems, [=](sycl::id<1> WIid)
{ set_kernel_properties(kernel_properties::use_large_grf);
// Fill buffer with indexes
Accessor[WIid] = (sycl::cl_int)WIid.get(0);
});
```

## Concurrent execution of kernels

- Queues are out of order by default
- Multiple kernels can run simultaneously on a single queue
  - unless explicitly wait on events/queues or dependencies between accessors.
  - in-order queues property is used
    - sycl::property\_list q\_prop{sycl::property::queue::in\_order()};
    - sycl::queue q1(d\_selector, q\_prop);
- To effectively utilize full machine compute resources,
- No guarantee that they will execute concurrently, depends on the available resources
- Submit kernels to multiple queues.
- Oversubscribing MPI ranks on a stack

# Modes of submitting work to GPU

### The Level Zero API provides two modes of submitting work to the GPu

### Regular command lists

- Kernel launch (e.g. zeCommandListAppendLaunchKernel) and submission (zeCommandQueueExecuteCommandList) are decoupled.
- Submissions can be batched on the host, i.e., many operations may be collected in a command list and then submitted together, " thus dividing the submission cost across many operations.
- Number of batches (zeCommandQueueExecuteCommandLists) is less than the number of commands (zeCommandListAppendLaunchKernel).
- If kernel time is very small, use regular command list with batching.
- SYCL\_PI\_LEVEL\_ZERO\_USE\_IMMEDIATE\_COMMANDLISTS=0
- SYCL\_PI\_LEVEL\_ZERO\_BATCH\_SIZE <>

Immediate command lists

- Kernel launch and submission occur together.
- Immediate command list provide low latency submissions of work to GPU.
- Kernel time is long enough to overlap the submission overhead.
- SYCL\_PI\_LEVEL\_ZERO\_USE\_IMMEDIATE\_COMMANDLIS TS=1

## Specialization constants

- specialization constants are constants values can be set dynamically during execution of the application
- The values of these constants are fixed when a kernel is invoked, and they do not change during the execution of the kernel.
- Specialization constants must be declared using the specialization\_id class
- Setting and getting the value of a specialization constant
  - Functions of class handler set\_specialization\_constant, get\_specialization\_constant

template <auto& specname=""></auto&>	template <auto&specname> typenamestd::remove_reference_t</auto&specname>
void set_specialization_constant(typename std::remove_reference_t <decltype(specname)>::v alue_type value);</decltype(specname)>	<decltype(specname)> ::value_type get_specialization_constant();</decltype(specname)>

### Example of using specialization constants

#include <sycl/sycl.hpp>
using namespace sycl; // (optional) avoids need for "sycl::" before
SYCL names

using coeff\_t = std::array<std::array<float, 3>, 3>;

// Read coefficients from somewhere.
coeff\_t get\_coefficients();

// Identify the specialization constant.
constexpr specialization\_id<coeff\_t> coeff\_id;

void do\_conv(buffer<float, 2> in, buffer<float, 2> out) {
 queue myQueue;

myQueue.submit([&](handler &cgh) {
 accessor in\_acc { in, cgh, read\_only };
 accessor out\_acc { out, cgh, write\_only };

// Set the coefficient of the convolution as constant.// This will build a specific kernel the coefficient available as literals.

cgh.set\_specialization\_constant<coeff\_id>(get\_coefficients());

```
cgh.parallel for<class Convolution>(
    in.get_range(), [=](item<2> item_id, kernel handler h) {
      float acc = 0;
      coeff t coeff = h.get specialization constant<coeff id>();
      for (int i = -1; i \le 1; i++) {
       if (item id[0] + i < 0 || item id[0] + i > = in acc.get range()[0])
        continue:
       for (int i = -1; i <= 1; i++) {
        if (item id[1] + i < 0 || item id[1] + i > =
in_acc.get_range()[1])
         continue:
        // The underlying JIT can see all the values of the array
returned
        // by coeff.get().
        acc += coeff[i + 1][i + 1]*
            in acc[item_id[0] + i][item_id[1] + j];
      out acc[item id] = acc;
    });
 });
```

## Floating point Accuracy

- Programmers of floating-point applications typically aim for the following two objectives:
  - Accuracy: Produce results that are "close" to the result of the exact calculation.
  - Performance: Produce an application that runs as fast as possible.
- By default, fp-model=fast is used for host and device.

Floating Point Semantics	Apply to Host and Device Compilations	Apply to Host Compilation Only	Apply To Device Compilation Only
Precise	-fp-model=precise	-fp-model=precise and specify -Xsycl-target- frontend "-fp-model=fast"	-Xsycl-target-frontend "-fp-model=precise"
Fast-math	-fp-model=fast (default)	-fp-model=fast and specify -Xsycl-target- frontend "-fp-model=precise"	-fp-model=precise and specify -Xsycl-target- frontend "-fp-model=fast"
Relaxed-Math (native instructions)	Applies to device only	Applies to device only	-Xsycl-target-backend "-options -cl-fast- relaxed-math"

# Summary

- Identify parts of your applications that can be offloaded to your application
  - Intel offload advisor can help identify such kernels in your applications
- Make the data resident on GPU as much as possible.
- Tune applications to be less memory bound and more compute bound
  - By improving the occupancy of the kernels
  - Avoid register spills
  - Avoid branch divergence to reduce inactive lanes in a subgroup
  - Avoid cross tile memory access
- Make sure GPU has enough work to fully utilize the GPU
  - Oversubscribing GPU with multiple streams of work
  - Hide memory latency with work
- Use profiling tools to understand performance of kernels
  - GPU Analysis with Vtune<sup>™</sup> Profiler
  - Intel<sup>®</sup> Advisor GPU Analysis
  - Tools inside PTI-GPU <u>https://github.com/intel/pti-gpu</u>
    - onetrace host and device tracing tool for OpenCL(TM) and Level Zero backends with support of DPC++ (both for CPU and GPU) and OpenMP\* GPU offload;
    - oneprof GPU HW metrics collection tool for OpenCL(TM) and Level Zero backends with support of DPC++ and OpenMP\* GPU offload;
    - ze\_tracer "Swiss army knife" for Level Zero API call tracing and profiling (former ze\_intercept);
    - gpuinfo provides basic information about the GPUs installed in a system, and the list of HW metrics one can collect for it;
    - sysmon Linux "top" like utility to monitor GPUs installed on a system;

### Questions?

## Upcoming Learning paths

- SYCL Work-Group Mapping and GPU Occupancy Calculation
- Optimizing GPU Memory Allocation and Movement using SYCL

### References

- Intel<sup>®</sup> oneAPI GPU Optimization Guide
- Intel<sup>®</sup> oneAPI Programming Guide
- ALCF Aurora
- Level Zero Specification document
- <u>SYCL<sup>™</sup> 2020 specification</u>
- ISO3DFD Code Walkthrough